Regviz

Microchip Technology /ATSAMV71Q21B /MCAN0 /TSCC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TSCC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J21/MCAN0/TSCC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALWAYS_0)TSS0TCP

TSS=ALWAYS_0

Description

Timestamp Counter Configuration Register

Fields

TSS

Timestamp Select

0 (ALWAYS_0): Timestamp counter value always 0x0000

1 (TCP_INC): Timestamp counter value incremented according to TCP

2 (EXT_TIMESTAMP): External timestamp counter value used
TCP

Timestamp Counter Prescaler

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data